

April 2000

# **FQA24N60**

#### 600V N-Channel MOSFET


### **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.

#### **Features**

- 23.5A, 600V,  $R_{DS(on)}$  = 0.24  $\Omega$  @  $V_{GS}$  = 10 V Low gate charge ( typical 110 nC)
- Low Crss (typical 56 pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability





# **Absolute Maximum Ratings** $T_C = 25$ °C unless otherwise noted

Symbol	Parameter		FQA24N60	Units	
V <sub>DSS</sub>	Drain-Source Voltage		600	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°	C)	23.5	Α	
	- Continuous (T <sub>C</sub> = 100	°C)	14.9	Α	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	94	Α	
$V_{GSS}$	Gate-Source Voltage		± 30	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	1300	mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	23.5	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	31	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns	
P <sub>D</sub>	Power Dissipation (T <sub>C</sub> = 25°C)		310	W	
	- Derate above 25°C		2.5	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

#### **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.4	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.24		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		40	°C/W

	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600			V
ΔBV <sub>DSS</sub> / ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C		0.6		V/°C
I <sub>DSS</sub>	Zoro Coto Voltago Droin Current	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V			10	μΑ
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 480 V, T <sub>C</sub> = 125°C			100	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	aracteristics					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3.0		5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 11.8 A		0.18	0.24	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 50 V, I <sub>D</sub> = 11.8 A (Note 4)		22.5		S
C <sub>iss</sub>	Input Capacitance Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		4200 550	5500 720	pF pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0 MHZ		56	75	•
-155	Trovorce Transier Capacitaries					n b
					75	pF
Switch	ing Characteristics				73	p⊦
	ing Characteristics  Turn-On Delay Time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 23.5 A,		90	190	ns
Switch t <sub>d(on)</sub>		$V_{DD} = 300 \text{ V}, I_{D} = 23.5 \text{ A},$ $R_{G} = 25 \Omega$		90 270		
t <sub>d(on)</sub>	Turn-On Delay Time	$R_G = 25 \Omega$			190	ns
$t_{d(on)}$ $t_{r}$ $t_{d(off)}$ $t_{f}$	Turn-On Delay Time Turn-On Rise Time	1 == =		270	190 550	ns ns
$t_{d(on)}$ $t_{r}$ $t_{d(off)}$ $t_{f}$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	$R_G = 25 \Omega$		270 200	190 550 410	ns ns
$t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$R_G$ = 25 Ω (Note 4, 5)		270 200 170	190 550 410 350	ns ns ns
t <sub>d(on)</sub>	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$R_G = 25~\Omega$ (Note 4, 5) $V_{DS} = 480~V, \ I_D = 23.5~A, \label{eq:VDS}$		270 200 170 110	190 550 410 350	ns ns ns ns
$\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ \\ Q_g \\ \\ Q_{gs} \\ \\ Q_{gd} \\ \end{array}$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_{G} = 25 \ \Omega$ (Note 4, 5) $V_{DS} = 480 \ V, \ I_{D} = 23.5 \ A,$ $V_{GS} = 10 \ V$ (Note 4, 5)		270 200 170 110 25	190 550 410 350 145	ns ns ns ns
$egin{array}{l} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{c} Q_{gd} \\ \hline egin{array}{c} Q_{gd} \\ \hline egin{array}{c} Q_{gd} \\ \hline \end{array}$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_G = 25~\Omega \label{eq:RG}$ (Note 4, 5) $V_{DS} = 480~V, I_D = 23.5~A, \label{eq:VGS}$ (Note 4, 5) $(Note 4, 5)$ and Maximum Ratings		270 200 170 110 25 53	190 550 410 350 145 	ns ns ns ns nC nC
$egin{array}{l} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{c} Q_{gs} \\ Q_{gd} \\ \hline egin{array}{c} Drain-S \\ I_S \\ \hline \end{array}$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25~\Omega \end{tabular}$ (Note 4, 5) $V_{DS} = 480~V, I_D = 23.5~A, \end{tabular}$ (Note 4, 5) $V_{GS} = 10~V \end{tabular}$ (Note 4, 5) $V_{DS} = 480~V, I_D = 23.5~A, \end{tabular}$ (Note 4, 5) $V_{DS} = 480~V, I_D = 23.5~A, \end{tabular}$		270 200 170 110 25 53	190 550 410 350 145 	ns ns ns nc nC
$t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ Drain-S	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics au Maximum Continuous Drain-Source Diode F	$R_G = 25 \ \Omega$ (Note 4, 5) $V_{DS} = 480 \ V, I_D = 23.5 \ A,$ $V_{GS} = 10 \ V$ (Note 4, 5) $N_{CS} = 10 \ V$		270 200 170 110 25 53	190 550 410 350 145   23.5	ns ns ns nc nC nC
$egin{array}{l} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{c} Q_{gd} \\ \hline egin{array}{c} Q_{gd} \\ \hline egin{array}{c} Q_{gd} \\ \hline \end{array}$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25~\Omega \end{tabular}$ (Note 4, 5) $V_{DS} = 480~V, I_D = 23.5~A, \end{tabular}$ (Note 4, 5) $V_{GS} = 10~V \end{tabular}$ (Note 4, 5) $V_{DS} = 480~V, I_D = 23.5~A, \end{tabular}$ (Note 4, 5) $V_{DS} = 480~V, I_D = 23.5~A, \end{tabular}$		270 200 170 110 25 53	190 550 410 350 145 	ns ns ns nc nC

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 4.3mH,  $I_{AS} = 23.5A$ ,  $V_{DD} = 50V$ ,  $R_G = 25~\Omega$ , Starting  $T_J = 25^\circ C$  3.  $I_{SD} \leq 23.5A$ , di/dt  $\leq 200A/\mu_S$ ,  $V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ C$  4. Pulse Test : Pulse width  $\leq 300\mu_S$ , Duty cycle  $\leq 2\%$  5. Essentially independent of operating temperature

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

## Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, April 2000


#### **Gate Charge Test Circuit & Waveform**




## **Resistive Switching Test Circuit & Waveforms**





#### **Unclamped Inductive Switching Test Circuit & Waveforms**




#### Peak Diode Recovery dv/dt Test Circuit & Waveforms









©2000 Fairchild Semiconductor International

# **Mechanical Dimensions** TO-3PN ø3.30 3.10 15,80 15.40 (R0.50) -20.10 19,70 18.90 18,50 (1.85)2,20 1.80 2.60 2.20 3,20 2.80 **⊕** Ø0.55**⋈** 1.20 0.80 (R0,50) Dimensions in Millimeters

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{ccc} \mathsf{FACT^{\mathsf{TM}}} & \mathsf{QFET^{\mathsf{TM}}} \\ \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} & \mathsf{QS^{\mathsf{TM}}} \end{array}$ 

FAST® Quiet Series $^{TM}$  FAST $^{TM}$  SuperSOT $^{TM}$ -3 SuperSOT $^{TM}$ -6

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000